Versatile stream buffer architecture to exploit the high memory bandwidth of 3-D IC technology
نویسندگان
چکیده
Three-dimensional (3-D) integration technology provides various architectural opportunities including huge memory bandwidth. This paper proposes versatile stream buffer architecture to work as a secondary victim cache as well as the conventional stream buffer. The versatile stream buffer utilizes empty spaces to exploit massive memory bandwidth provided by 3-D integration technology and to reduce memory access frequency. Performance evaluation results show that the proposed mechanism with a 16KB stream buffer and a 4KB victim cache can achieve better performance than the conventional L2 cache with the capacity of 256KB and 2MB by 10% and 3%, respectively. The proposed mechanism reduces the miss rate by about 12% more than the conventional L2 cache with the capacity of 256KB.
منابع مشابه
Evaluation of Architectural Paradigms for Addressing the Processor-Memory Gap
Many high performance applications run well below the peak arithmetic performance of the underlying machine, with inefficiencies often attributed to poor memory system behavior. In the context of scientific computing we examine three emerging processors designed to address the wellknown gap between processor and memory performance through the exploitation of data parallelism. The VIRAM architec...
متن کاملA Parallel Reed-Solomon Decoder on the Imagine Stream Processor
The increasing gap between processor and memory speeds is a wellknown problem in modern computer architecture. Imagine stream architecture can solve bandwidth bottleneck by its particular memory hierarchy and stream processing for computationally intensive applications. Good performance has been demonstrated on media processing and partial scientific computing domains. Reed-Solomon (RS) codes a...
متن کاملAccess Ordering and Effective Memory Bandwidth
High-performance scalar processors are characterized by multiple pipelined functional units that can be initiated simultaneously to exploit instruction level parallelism. For scientific codes, the performance of these processors depends heavily on memory bandwidth. To achieve peak processor rate, data must be supplied to the arithmetic units at the peak aggregate rate of consumption. Access ord...
متن کاملAccess Ordering Algorithms for an Interleaved Memory
Superscalar processors are well suited for meeting the demands of scientific computing, given sufficient memory bandwidth. Employing parallel memory modules increases the bandwidth available; however , storage schemes devised to reduce module conflict for vector computers are not suitable for scalar computation. Access ordering is a compilation technique that increases effective bandwidth by re...
متن کاملBuilding network Packet Buffers in High Bandwidth Switches and Routers
All packet switches contain packet buffers to hold packets during times of congestion. The capacity of a high performance router is often dictated by the speed of its packet buffers. Highspeed routers rely on well-designed packet buffers that support multiple queues, provide large capacity and short response times. Some researchers suggested combined SRAM/DRAM hierarchical buffer architectures ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 10 شماره
صفحات -
تاریخ انتشار 2013